mirror of
https://github.com/Telecominfraproject/OpenCellular.git
synced 2026-01-08 16:41:55 +00:00
oak: add initial support for oak board rev1
Add initial support for Oak rev1 board. This is just the EC and includes battery charging but does not include USB PD. BUG=none BRANCH=none TEST=load on oak board and get console Signed-off-by: Rong Chang <rongchang@chromium.org> Signed-off-by: Alec Berg <alecaberg@chromium.org> Change-Id: I626f3921025fbc39ba22b04eeb6dd1084cd70777 Reviewed-on: https://chromium-review.googlesource.com/261678
This commit is contained in:
committed by
ChromeOS Commit Bot
parent
937cc8a64e
commit
552c17543f
20
chip/stm32/config-stm32f09x.h
Normal file
20
chip/stm32/config-stm32f09x.h
Normal file
@@ -0,0 +1,20 @@
|
||||
/* Copyright 2015 The Chromium OS Authors. All rights reserved.
|
||||
* Use of this source code is governed by a BSD-style license that can be
|
||||
* found in the LICENSE file.
|
||||
*/
|
||||
|
||||
/* Memory mapping */
|
||||
#define CONFIG_FLASH_BASE 0x08000000
|
||||
#define CONFIG_FLASH_PHYSICAL_SIZE 0x00040000
|
||||
#define CONFIG_FLASH_BANK_SIZE 0x2000
|
||||
#define CONFIG_FLASH_ERASE_SIZE 0x0800 /* erase bank size */
|
||||
#define CONFIG_FLASH_WRITE_SIZE 0x0002 /* minimum write size */
|
||||
|
||||
/* No page mode on STM32F, so no benefit to larger write sizes */
|
||||
#define CONFIG_FLASH_WRITE_IDEAL_SIZE 0x0002
|
||||
|
||||
#define CONFIG_RAM_BASE 0x20000000
|
||||
#define CONFIG_RAM_SIZE 0x00008000
|
||||
|
||||
/* Number of IRQ vectors on the NVIC */
|
||||
#define CONFIG_IRQ_COUNT 32
|
||||
@@ -30,6 +30,9 @@
|
||||
#elif defined(CHIP_VARIANT_STM32F10X)
|
||||
/* STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx, and STM32F107xx */
|
||||
#include "config-stm32f10x.h"
|
||||
#elif defined(CHIP_VARIANT_STM32F09X)
|
||||
/* STM32F09xx */
|
||||
#include "config-stm32f09x.h"
|
||||
#elif defined(CHIP_VARIANT_STM32F07X)
|
||||
/* STM32F07xx */
|
||||
#include "config-stm32f07x.h"
|
||||
|
||||
Reference in New Issue
Block a user