mirror of
https://github.com/Telecominfraproject/OpenCellular.git
synced 2026-01-15 00:56:22 +00:00
957638c78c
Add npcx_evb_arm board-level driver for arm-based platform. Add header.c: for booting from NPCX5M5G A3 Booter. Remove lfw folder due to those functionalitie have been replaced with Booter Modified drivers for Patch Set 1: 1. flash.c: Implement UMA lock, tri-state and selection register lock functionalities 2. hwtimer.c: Add ITIM32 for hwtimer 3. lpc.c: Add checking for LRESET 4. system.c: Modified CODERAM_ARCH functions for NPCX5M5G A3 Booter. 5. uart.c: Add support for module 2 Patch Set 2: 6. lpc.c: Modified lpc_get_pltrst_asserted() func Patch Set 3: 7. minimize the changes for CONFIG_CODERAM_ARCH in common layer 8. comments of Patch Set1/2 Patch Set 4: 9. Modified CONFIG_RO_MEM_OFF point to ro image and keep header as a part of ec.RO.flat. 10. Fixed RO_FRID and RW_FRID issues which caused by CONFIG_CODERAM_ARCH. Patch Set 5: 11. Modified system.c in common folder for supporting *_STORAGE_OFF. 12. Use *_STORAGE_OFF in firmware_image.lds.S to indicate flat file layout in flash. Patch Set 6: 13. rebase to newest version 14. system.c: Modified for the newest include/system.h Patch Set 7: 15. Merge from version 0625 BUG=chrome-os-partner:34346 TEST=make buildall -j; test nuvoton IC specific drivers BRANCH=none Change-Id: Ifd7c10b81b5781ccd75bb2558dc236486976e8ed Signed-off-by: Ian Chao <mlchao@nuvoton.com> Reviewed-on: https://chromium-review.googlesource.com/272034 Reviewed-by: Shawn N <shawnn@chromium.org> Tested-by: Shawn N <shawnn@chromium.org> Commit-Queue: Shawn N <shawnn@chromium.org>
41 lines
1.3 KiB
ArmAsm
41 lines
1.3 KiB
ArmAsm
/* Copyright (c) 2012 The Chromium OS Authors. All rights reserved.
|
|
* Use of this source code is governed by a BSD-style license that can be
|
|
* found in the LICENSE file.
|
|
*/
|
|
|
|
#include "config.h"
|
|
|
|
OUTPUT_FORMAT(BFD_FORMAT, BFD_FORMAT, BFD_FORMAT)
|
|
OUTPUT_ARCH(BFD_ARCH)
|
|
MEMORY
|
|
{
|
|
FLASH (rx) : ORIGIN = CONFIG_FLASH_BASE, LENGTH = CONFIG_FLASH_SIZE
|
|
}
|
|
SECTIONS
|
|
{
|
|
. = ALIGN(CONFIG_FLASH_BANK_SIZE);
|
|
#if defined(NPCX_RO_HEADER)
|
|
/* Replace *_MEM_OFF with *_STORAGE_OFF to indicate flat file contains header
|
|
* or some struture which doesn't belong to FW */
|
|
.image.RO : AT(CONFIG_FLASH_BASE + CONFIG_RO_STORAGE_OFF) {
|
|
#else
|
|
.image.RO : AT(CONFIG_FLASH_BASE + CONFIG_RO_MEM_OFF) {
|
|
#endif
|
|
*(.image.RO)
|
|
} > FLASH =0xff
|
|
. = ALIGN(CONFIG_FLASH_BANK_SIZE);
|
|
#if (CONFIG_RO_MEM_OFF == CONFIG_RW_MEM_OFF)
|
|
/* This is applicable to ECs in which RO and RW execution is
|
|
mapped to the same location but we still have to generate an ec.bin with RO
|
|
and RW images at different Flash offset */
|
|
.image.RW : AT(CONFIG_FLASH_BASE + CONFIG_RO_MEM_OFF + CONFIG_RO_SIZE) {
|
|
#else
|
|
.image.RW : AT(CONFIG_FLASH_BASE + CONFIG_RW_MEM_OFF) {
|
|
#endif
|
|
*(.image.RW)
|
|
} > FLASH =0xff
|
|
.padding : AT(CONFIG_FLASH_BASE + CONFIG_FLASH_SIZE - 1) {
|
|
BYTE(0xff);
|
|
} > FLASH =0xff
|
|
}
|