mirror of
https://github.com/Telecominfraproject/OpenCellular.git
synced 2026-01-03 13:39:53 +00:00
Allow boards to customize both the PWM frequency / period and the enabling of complementary output signals. BUG=chrome-os-partner:48044 TEST=Manual with snoball w/ subsequent commit. Run `pwm <ch> 50` for each channel, verify with `adc` that each PD output voltage is approximately VBUCK / 2. BRANCH=None Change-Id: I61cbb4a5b656f41ec7cec59339f5247902256295 Signed-off-by: Shawn Nematbakhsh <shawnn@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/315141 Commit-Ready: Shawn N <shawnn@chromium.org> Tested-by: Shawn N <shawnn@chromium.org> Reviewed-by: Alec Berg <alecaberg@chromium.org> Reviewed-by: Vincent Palatin <vpalatin@chromium.org>
56 lines
1.3 KiB
C
56 lines
1.3 KiB
C
/* Copyright (c) 2012 The Chromium OS Authors. All rights reserved.
|
|
* Use of this source code is governed by a BSD-style license that can be
|
|
* found in the LICENSE file.
|
|
*/
|
|
|
|
#ifndef __CROS_EC_PWM_H
|
|
#define __CROS_EC_PWM_H
|
|
|
|
/* The values are defined in board.h */
|
|
enum pwm_channel;
|
|
|
|
/**
|
|
* Enable/disable a PWM channel.
|
|
*/
|
|
void pwm_enable(enum pwm_channel ch, int enabled);
|
|
|
|
/**
|
|
* Get PWM channel enabled status.
|
|
*/
|
|
int pwm_get_enabled(enum pwm_channel ch);
|
|
|
|
/**
|
|
* Set PWM channel duty cycle (0-100).
|
|
*/
|
|
void pwm_set_duty(enum pwm_channel ch, int percent);
|
|
|
|
/**
|
|
* Get PWM channel duty cycle.
|
|
*/
|
|
int pwm_get_duty(enum pwm_channel ch);
|
|
|
|
|
|
/* Flags for PWM config table */
|
|
|
|
/**
|
|
* PWM output signal is inverted, so 100% duty means always low
|
|
*/
|
|
#define PWM_CONFIG_ACTIVE_LOW (1 << 0)
|
|
/**
|
|
* PWM channel has a fan controller with a tach input and can auto-adjust
|
|
* its duty cycle to produce a given fan RPM.
|
|
*/
|
|
#define PWM_CONFIG_HAS_RPM_MODE (1 << 1)
|
|
/**
|
|
* PWM clock select alternate source. The actual clock and alternate
|
|
* source are chip dependent.
|
|
*/
|
|
#define PWM_CONFIG_ALT_CLOCK (1 << 2)
|
|
/**
|
|
* PWM channel has a complementary output signal which should be enabled in
|
|
* addition to the primary output.
|
|
*/
|
|
#define PWM_CONFIG_COMPLEMENTARY_OUTPUT (1 << 3)
|
|
|
|
#endif /* __CROS_EC_PWM_H */
|