mirror of
https://github.com/Telecominfraproject/OpenCellular.git
synced 2026-01-09 17:11:42 +00:00
937cc8a64e
Our existing GPIO macros use port# / gpio#, but the concept of different GPIO ports does not exist on the mec1322. Therefore, add new GPIO macros for chips which do not have distinct GPIO ports. BUG=None BRANCH=None TEST=make buildall -j Change-Id: Ibda97c6563ad447d16dab39ecadab43ccb25174b Signed-off-by: Steven Jian <steven.jian@intel.com> Reviewed-on: https://chromium-review.googlesource.com/262841 Reviewed-by: Anton Staaf <robotboy@chromium.org>
66 lines
3.3 KiB
C
66 lines
3.3 KiB
C
/* -*- mode:c -*-
|
|
*
|
|
* Copyright (c) 2014 The Chromium OS Authors. All rights reserved.
|
|
* Use of this source code is governed by a BSD-style license that can be
|
|
* found in the LICENSE file.
|
|
*/
|
|
|
|
/* Inputs with interrupt handlers are first for efficiency */
|
|
/* Keyboard power button */
|
|
GPIO_INT(KB_PWR_ON_L, PIN(B, 5), GPIO_INT_BOTH, power_signal_interrupt)
|
|
GPIO_INT(PP1800_LDO2, PIN(A, 1), GPIO_INT_BOTH, power_signal_interrupt) /* LDO2 is ON (end of PMIC sequence) */
|
|
GPIO_INT(SOC1V8_XPSHOLD, PIN(A, 3), GPIO_INT_BOTH, power_signal_interrupt) /* App Processor ON */
|
|
GPIO_INT(CHARGER_INT_L, PIN(C, 4), GPIO_INT_FALLING, pmu_irq_handler)
|
|
GPIO_INT(LID_OPEN, PIN(C, 13), GPIO_INT_BOTH, lid_interrupt) /* LID switch detection */
|
|
GPIO_INT(SUSPEND_L, PIN(A, 7), INT_BOTH_FLOATING, power_signal_interrupt) /* AP suspend/resume state */
|
|
|
|
/* Keyboard inputs */
|
|
GPIO_INT(KB_IN00, PIN(C, 8), GPIO_KB_INPUT, keyboard_raw_gpio_interrupt)
|
|
GPIO_INT(KB_IN01, PIN(C, 9), GPIO_KB_INPUT, keyboard_raw_gpio_interrupt)
|
|
GPIO_INT(KB_IN02, PIN(C, 10), GPIO_KB_INPUT, keyboard_raw_gpio_interrupt)
|
|
GPIO_INT(KB_IN03, PIN(C, 11), GPIO_KB_INPUT, keyboard_raw_gpio_interrupt)
|
|
GPIO_INT(KB_IN04, PIN(C, 12), GPIO_KB_INPUT, keyboard_raw_gpio_interrupt)
|
|
GPIO_INT(KB_IN05, PIN(C, 14), GPIO_KB_INPUT, keyboard_raw_gpio_interrupt)
|
|
GPIO_INT(KB_IN06, PIN(C, 15), GPIO_KB_INPUT, keyboard_raw_gpio_interrupt)
|
|
GPIO_INT(KB_IN07, PIN(D, 2), GPIO_KB_INPUT, keyboard_raw_gpio_interrupt)
|
|
GPIO_INT(USB_CHG_INT, PIN(A, 6), GPIO_INT_FALLING, extpower_interrupt)
|
|
|
|
/* Other inputs */
|
|
GPIO(BCHGR_VACG, PIN(A, 0), GPIO_INT_BOTH) /* AC good on TPSChrome */
|
|
GPIO(WP_L, PIN(A, 13), GPIO_INPUT) /* Write protection pin (low active) */
|
|
|
|
/*
|
|
* I2C pins should be configured as inputs until I2C module is
|
|
* initialized. This will avoid driving the lines unintentionally.
|
|
*/
|
|
GPIO(I2C1_SCL, PIN(B, 6), GPIO_INPUT)
|
|
GPIO(I2C1_SDA, PIN(B, 7), GPIO_INPUT)
|
|
GPIO(I2C2_SCL, PIN(B, 10), GPIO_INPUT)
|
|
GPIO(I2C2_SDA, PIN(B, 11), GPIO_INPUT)
|
|
|
|
/* Outputs */
|
|
GPIO(EN_PP1350, PIN(A, 14), GPIO_OUT_LOW) /* DDR 1.35v rail enable */
|
|
GPIO(EN_PP5000, PIN(A, 11), GPIO_OUT_LOW) /* 5.0v rail enable */
|
|
GPIO(EN_PP3300, PIN(A, 8), GPIO_OUT_LOW) /* 3.3v rail enable */
|
|
GPIO(PMIC_PWRON_L,PIN(A, 12), GPIO_OUT_HIGH) /* 5v rail ready */
|
|
GPIO(PMIC_RESET, PIN(A, 15), GPIO_OUT_LOW) /* Force hard reset of the pmic */
|
|
GPIO(ENTERING_RW, PIN(D, 0), GPIO_OUT_LOW) /* EC is R/W mode for the kbc mux */
|
|
GPIO(CHARGER_EN, PIN(B, 2), GPIO_OUT_LOW)
|
|
GPIO(EC_INT, PIN(B, 9), GPIO_ODR_HIGH)
|
|
GPIO(ID_MUX, PIN(D, 1), GPIO_OUT_LOW)
|
|
GPIO(KB_OUT00, PIN(B, 0), GPIO_KB_OUTPUT)
|
|
GPIO(KB_OUT01, PIN(B, 8), GPIO_KB_OUTPUT)
|
|
GPIO(KB_OUT02, PIN(B, 12), GPIO_KB_OUTPUT)
|
|
GPIO(KB_OUT03, PIN(B, 13), GPIO_KB_OUTPUT)
|
|
GPIO(KB_OUT04, PIN(B, 14), GPIO_KB_OUTPUT)
|
|
GPIO(KB_OUT05, PIN(B, 15), GPIO_KB_OUTPUT)
|
|
GPIO(KB_OUT06, PIN(C, 0), GPIO_KB_OUTPUT)
|
|
GPIO(KB_OUT07, PIN(C, 1), GPIO_KB_OUTPUT)
|
|
GPIO(KB_OUT08, PIN(C, 2), GPIO_KB_OUTPUT)
|
|
GPIO(KB_OUT09, PIN(B, 1), GPIO_KB_OUTPUT)
|
|
GPIO(KB_OUT10, PIN(C, 5), GPIO_KB_OUTPUT)
|
|
GPIO(KB_OUT11, PIN(C, 6), GPIO_KB_OUTPUT)
|
|
GPIO(KB_OUT12, PIN(C, 7), GPIO_KB_OUTPUT)
|
|
GPIO(BOOST_EN, PIN(B, 3), GPIO_OUT_HIGH)
|
|
GPIO(ILIM, PIN(B, 4), GPIO_OUT_LOW)
|