mirror of
https://github.com/Telecominfraproject/OpenCellular.git
synced 2025-12-30 18:41:11 +00:00
897ce78bdd
No functional changes. BUG=none BRANCH=none TEST=make buildall passes Change-Id: Ie852feb8e3951975d99dce5a49c17f5f0e8bc791 Signed-off-by: Martin Roth <martinroth@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/403417 Reviewed-by: Patrick Georgi <pgeorgi@chromium.org>
60 lines
1.8 KiB
C
60 lines
1.8 KiB
C
/* Copyright (c) 2012 The Chromium OS Authors. All rights reserved.
|
|
* Use of this source code is governed by a BSD-style license that can be
|
|
* found in the LICENSE file.
|
|
*
|
|
* Registers map and definitions for Cortex-MLM4x processor
|
|
*/
|
|
|
|
#ifndef __CROS_EC_CPU_H
|
|
#define __CROS_EC_CPU_H
|
|
|
|
#include <stdint.h>
|
|
|
|
/* Macro to access 32-bit registers */
|
|
#define CPUREG(addr) (*(volatile uint32_t*)(addr))
|
|
|
|
#define CPU_NVIC_ST_CTRL CPUREG(0xE000E010)
|
|
#define ST_ENABLE (1 << 0)
|
|
#define ST_TICKINT (1 << 1)
|
|
#define ST_CLKSOURCE (1 << 2)
|
|
#define ST_COUNTFLAG (1 << 16)
|
|
|
|
/* Nested Vectored Interrupt Controller */
|
|
#define CPU_NVIC_EN(x) CPUREG(0xe000e100 + 4 * (x))
|
|
#define CPU_NVIC_DIS(x) CPUREG(0xe000e180 + 4 * (x))
|
|
#define CPU_NVIC_UNPEND(x) CPUREG(0xe000e280 + 4 * (x))
|
|
#define CPU_NVIC_PRI(x) CPUREG(0xe000e400 + 4 * (x))
|
|
#define CPU_NVIC_APINT CPUREG(0xe000ed0c)
|
|
#define CPU_NVIC_SWTRIG CPUREG(0xe000ef00)
|
|
|
|
#define CPU_SCB_SYSCTRL CPUREG(0xe000ed10)
|
|
|
|
#define CPU_NVIC_CCR CPUREG(0xe000ed14)
|
|
#define CPU_NVIC_SHCSR CPUREG(0xe000ed24)
|
|
#define CPU_NVIC_MMFS CPUREG(0xe000ed28)
|
|
#define CPU_NVIC_HFSR CPUREG(0xe000ed2c)
|
|
#define CPU_NVIC_DFSR CPUREG(0xe000ed30)
|
|
#define CPU_NVIC_MFAR CPUREG(0xe000ed34)
|
|
#define CPU_NVIC_BFAR CPUREG(0xe000ed38)
|
|
|
|
enum {
|
|
CPU_NVIC_MMFS_BFARVALID = 1 << 15,
|
|
CPU_NVIC_MMFS_MFARVALID = 1 << 7,
|
|
|
|
CPU_NVIC_CCR_DIV_0_TRAP = 1 << 4,
|
|
CPU_NVIC_CCR_UNALIGN_TRAP = 1 << 3,
|
|
|
|
CPU_NVIC_HFSR_DEBUGEVT = 1UL << 31,
|
|
CPU_NVIC_HFSR_FORCED = 1 << 30,
|
|
CPU_NVIC_HFSR_VECTTBL = 1 << 1,
|
|
|
|
CPU_NVIC_SHCSR_MEMFAULTENA = 1 << 16,
|
|
CPU_NVIC_SHCSR_BUSFAULTENA = 1 << 17,
|
|
CPU_NVIC_SHCSR_USGFAULTENA = 1 << 18,
|
|
};
|
|
|
|
/* Set up the cpu to detect faults */
|
|
void cpu_init(void);
|
|
|
|
#endif /* __CROS_EC_CPU_H */
|