Files
OpenCellular/src/include
Mario Scheithauer 56508967d8 siemens/mc_apl1: Disable PCI clock outputs on XIO bridge
This patch disables the unused PCI clock outputs on the XIO2001 PCI
Express to PCI Bridge.

Change-Id: I0b9cf51a713f4ab46e71d250397486d136c26177
Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Reviewed-on: https://review.coreboot.org/28284
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
2018-08-27 06:31:27 +00:00
..
2018-08-17 20:13:21 +00:00
2015-04-22 08:50:54 +02:00
2018-08-09 15:56:52 +00:00
2018-04-17 10:46:13 +00:00
2018-04-24 14:37:59 +00:00
2017-03-09 17:16:09 +01:00
2016-12-13 19:15:22 +01:00
2018-06-19 18:10:05 +00:00
2016-07-31 18:30:16 +02:00
2016-07-15 08:35:15 +02:00
2012-05-08 00:36:09 +02:00
2016-07-01 23:55:16 +02:00
2016-12-08 16:10:28 +01:00
2018-05-22 02:44:14 +00:00
2017-03-09 17:19:16 +01:00
2018-04-09 08:18:16 +00:00
2017-11-07 12:33:51 +00:00
2018-08-09 15:56:52 +00:00