mirror of
https://github.com/Telecominfraproject/OpenCellular.git
synced 2025-12-29 18:11:05 +00:00
858d87cfaa
This adds SPI transaction support, and a debug command to read a few values from the SPI EEPROM. Note that the SPI controller is normally *disabled* with all its I/Os high-Z, so this will not interfere with main processor or Servo on the SPI bus. The bus is only enabled during the SPIROM command itself. BUG=chrome-os-partner:7844 TEST=manual 1) Reboot system 2) on EC console, 'spirom'. Should print Man/Dev ID : 0xef 0x16 JEDEC ID : 0xef 0x40 0x17 Unique ID : 0xd1 0x61 0x44 0xb0 0x63 0x5d 0x40 0x32 Status reg 1: 0x00 Status reg 2: 0x00 Note that unique ID is, well, unique, so it won't match my value. But it should still be something not all 0xff's. 3) Power on the system. x86 should still boot normally, indicating that the EC isn't interfering with the SPI bus. Change-Id: I53bf5fdbbe7a37949375d0463e30e408cc6fb6a8
23 lines
812 B
C
23 lines
812 B
C
/* Copyright (c) 2012 The Chromium OS Authors. All rights reserved.
|
|
* Use of this source code is governed by a BSD-style license that can be
|
|
* found in the LICENSE file.
|
|
*/
|
|
|
|
/* SPI interface for Chrome EC */
|
|
|
|
#ifndef __CROS_EC_SPI_H
|
|
#define __CROS_EC_SPI_H
|
|
|
|
/* Enable / disable the SPI port. When the port is disabled, all its I/O lines
|
|
* are high-Z so the EC won't interfere with other devices on the SPI bus. */
|
|
int spi_enable(int enable);
|
|
|
|
/* Issue a SPI transaction. Assumes SPI port has already been enabled.
|
|
* Transmits <txlen> bytes from <txdata>, throwing away the corresponding
|
|
* received data, then transmits <rxlen> dummy bytes, saving the received data
|
|
* in <rxdata>. */
|
|
int spi_transaction(const uint8_t *txdata, int txlen,
|
|
uint8_t *rxdata, int rxlen);
|
|
|
|
#endif /* __CROS_EC_SPI_H */
|