mirror of
https://github.com/Telecominfraproject/OpenCellular.git
synced 2025-12-29 18:11:05 +00:00
957638c78c
Add npcx_evb_arm board-level driver for arm-based platform. Add header.c: for booting from NPCX5M5G A3 Booter. Remove lfw folder due to those functionalitie have been replaced with Booter Modified drivers for Patch Set 1: 1. flash.c: Implement UMA lock, tri-state and selection register lock functionalities 2. hwtimer.c: Add ITIM32 for hwtimer 3. lpc.c: Add checking for LRESET 4. system.c: Modified CODERAM_ARCH functions for NPCX5M5G A3 Booter. 5. uart.c: Add support for module 2 Patch Set 2: 6. lpc.c: Modified lpc_get_pltrst_asserted() func Patch Set 3: 7. minimize the changes for CONFIG_CODERAM_ARCH in common layer 8. comments of Patch Set1/2 Patch Set 4: 9. Modified CONFIG_RO_MEM_OFF point to ro image and keep header as a part of ec.RO.flat. 10. Fixed RO_FRID and RW_FRID issues which caused by CONFIG_CODERAM_ARCH. Patch Set 5: 11. Modified system.c in common folder for supporting *_STORAGE_OFF. 12. Use *_STORAGE_OFF in firmware_image.lds.S to indicate flat file layout in flash. Patch Set 6: 13. rebase to newest version 14. system.c: Modified for the newest include/system.h Patch Set 7: 15. Merge from version 0625 BUG=chrome-os-partner:34346 TEST=make buildall -j; test nuvoton IC specific drivers BRANCH=none Change-Id: Ifd7c10b81b5781ccd75bb2558dc236486976e8ed Signed-off-by: Ian Chao <mlchao@nuvoton.com> Reviewed-on: https://chromium-review.googlesource.com/272034 Reviewed-by: Shawn N <shawnn@chromium.org> Tested-by: Shawn N <shawnn@chromium.org> Commit-Queue: Shawn N <shawnn@chromium.org>
28 lines
730 B
C
28 lines
730 B
C
/* Copyright (c) 2014 The Chromium OS Authors. All rights reserved.
|
|
* Use of this source code is governed by a BSD-style license that can be
|
|
* found in the LICENSE file.
|
|
*/
|
|
|
|
/* NPCX-specific hwtimer module for Chrome EC */
|
|
|
|
#ifndef __CROS_EC_HWTIMER_CHIP_H
|
|
#define __CROS_EC_HWTIMER_CHIP_H
|
|
|
|
/* Channel definition for ITIM */
|
|
#define ITIM_EVENT_NO ITIM16_1
|
|
#define ITIM_WDG_NO ITIM16_5
|
|
|
|
/* Clock source for ITIM16 */
|
|
enum ITIM_SOURCE_CLOCK_T {
|
|
ITIM_SOURCE_CLOCK_APB2 = 0,
|
|
ITIM_SOURCE_CLOCK_32K = 1,
|
|
};
|
|
|
|
/* Initialize ITIM16 timer */
|
|
void init_hw_timer(int itim_no, enum ITIM_SOURCE_CLOCK_T source);
|
|
|
|
/* Returns time delay cause of deep idle */
|
|
uint32_t __hw_clock_get_sleep_time(void);
|
|
|
|
#endif /* __CROS_EC_HWTIMER_CHIP_H */
|