mirror of
https://github.com/Telecominfraproject/OpenCellular.git
synced 2026-01-09 00:51:29 +00:00
0ac4bc3653
Haven't found a use for these, so remove to reduce code size (reduces binary by 2KB) / complexity. These are still test-compiled on BDS so they'll be ready if needed. BUG=chrome-os-partner:11232 BRANCH=link TEST=build and boot firmware. 'help' should not show eeread/eewrite commands Change-Id: I0f2e41e21efcbbb0967a5b85b7c8a2ff8147460e Signed-off-by: Randall Spangler <rspangler@chromium.org> Reviewed-on: https://gerrit.chromium.org/gerrit/33112 Reviewed-by: Simon Glass <sjg@chromium.org>
229 lines
9.0 KiB
C
229 lines
9.0 KiB
C
/* Copyright (c) 2012 The Chromium OS Authors. All rights reserved.
|
|
* Use of this source code is governed by a BSD-style license that can be
|
|
* found in the LICENSE file.
|
|
*/
|
|
|
|
/* Configuration for Link mainboard */
|
|
|
|
#ifndef __BOARD_H
|
|
#define __BOARD_H
|
|
|
|
/* Debug features */
|
|
#define CONFIG_PANIC_HELP
|
|
#define CONFIG_ASSERT_HELP
|
|
|
|
/* Optional features */
|
|
#define CONFIG_SMART_BATTERY
|
|
#define CONFIG_BATTERY_LINK
|
|
#define CONFIG_CHARGER
|
|
#define CONFIG_CHARGER_BQ24725
|
|
#define CONFIG_CONSOLE_CMDHELP
|
|
#define CONFIG_IR357x
|
|
#define CONFIG_LPC
|
|
#define CONFIG_ONEWIRE
|
|
#define CONFIG_PECI
|
|
#define CONFIG_POWER_LED
|
|
#define CONFIG_TASK_PROFILING
|
|
#define CONFIG_TMP006
|
|
#define CONFIG_USB_CHARGE
|
|
#define CONFIG_VBOOT
|
|
|
|
#ifndef __ASSEMBLER__
|
|
|
|
/* Fan PWM channels */
|
|
#define FAN_CH_CPU 0 /* CPU fan */
|
|
#define FAN_CH_KBLIGHT 1 /* Keyboard backlight */
|
|
#define FAN_CH_POWER_LED 5 /* Power adapter LED */
|
|
|
|
/* TODO: these should really only be used inside lpc.c; once they are, remove
|
|
* from board header files. */
|
|
/* LPC channels */
|
|
#define LPC_CH_ACPI 0 /* ACPI commands */
|
|
#define LPC_CH_PORT80 1 /* Port 80 debug output */
|
|
#define LPC_CH_CMD_DATA 2 /* Data for host commands (args/params/response) */
|
|
#define LPC_CH_KEYBOARD 3 /* 8042 keyboard emulation */
|
|
#define LPC_CH_CMD 4 /* Host commands */
|
|
#define LPC_CH_MEMMAP 5 /* Memory-mapped data */
|
|
#define LPC_CH_COMX 7 /* UART emulation */
|
|
/* LPC pool offsets */
|
|
#define LPC_POOL_OFFS_ACPI 0 /* ACPI commands - 0=in, 1=out */
|
|
#define LPC_POOL_OFFS_PORT80 4 /* Port 80 - 4=in, 5=out */
|
|
#define LPC_POOL_OFFS_COMX 8 /* UART emulation range - 8-15 */
|
|
#define LPC_POOL_OFFS_KEYBOARD 16 /* Keyboard - 16=in, 17=out */
|
|
#define LPC_POOL_OFFS_CMD 20 /* Host commands - 20=in, 21=out */
|
|
#define LPC_POOL_OFFS_CMD_DATA 512 /* Data range for host commands - 512-767 */
|
|
#define LPC_POOL_OFFS_MEMMAP 768 /* Memory-mapped data - 768-1023 */
|
|
/* LPC pool data pointers */
|
|
#define LPC_POOL_ACPI (LM4_LPC_LPCPOOL + LPC_POOL_OFFS_ACPI)
|
|
#define LPC_POOL_PORT80 (LM4_LPC_LPCPOOL + LPC_POOL_OFFS_PORT80)
|
|
#define LPC_POOL_COMX (LM4_LPC_LPCPOOL + LPC_POOL_OFFS_COMX)
|
|
#define LPC_POOL_KEYBOARD (LM4_LPC_LPCPOOL + LPC_POOL_OFFS_KEYBOARD)
|
|
#define LPC_POOL_CMD (LM4_LPC_LPCPOOL + LPC_POOL_OFFS_CMD)
|
|
#define LPC_POOL_CMD_DATA (LM4_LPC_LPCPOOL + LPC_POOL_OFFS_CMD_DATA)
|
|
#define LPC_POOL_MEMMAP (LM4_LPC_LPCPOOL + LPC_POOL_OFFS_MEMMAP)
|
|
/* LPC COMx I/O address (in x86 I/O address space) */
|
|
#define LPC_COMX_ADDR 0x3f8 /* COM1 */
|
|
|
|
enum adc_channel
|
|
{
|
|
/* EC internal die temperature in degrees K. */
|
|
ADC_CH_EC_TEMP = 0,
|
|
/* Charger current in mA. */
|
|
ADC_CH_CHARGER_CURRENT,
|
|
|
|
ADC_CH_COUNT
|
|
};
|
|
|
|
/* Charger module */
|
|
/* Set charger input current limit
|
|
* Note - this value should depend on external power adapter,
|
|
* designed charging voltage, and the maximum power of
|
|
* a running system.
|
|
* Following value 4032 mA is the maximum input limit
|
|
* on Link's design.
|
|
*/
|
|
#define CONFIG_CHARGER_INPUT_CURRENT 4032
|
|
#define CONFIG_BQ24725_R_SNS 10 /* 10 mOhm charge sense resistor */
|
|
#define CONFIG_BQ24725_R_AC 20 /* 20 mOhm input current sense resistor */
|
|
|
|
/* Board specific charging current limit
|
|
* The current constrant of all components on the charging path.
|
|
*/
|
|
#define CONFIG_CHARGING_CURRENT_LIMIT 3000 /* PL102 inductor 3.0A(3.8A) */
|
|
|
|
/* I2C ports */
|
|
#define I2C_PORT_BATTERY 0
|
|
#define I2C_PORT_CHARGER 0 /* Note: proto0 used port 1 */
|
|
#define I2C_PORT_THERMAL 5
|
|
#define I2C_PORT_LIGHTBAR 1
|
|
#define I2C_PORT_REGULATOR 0
|
|
/* There are only 3 I2C ports used because battery and charger share a port */
|
|
#define I2C_PORTS_USED 3
|
|
|
|
/* Keyboard scanner uses an entire GPIO bank for row inputs */
|
|
#define KB_SCAN_ROW_IRQ LM4_IRQ_GPION
|
|
#define KB_SCAN_ROW_GPIO LM4_GPIO_N
|
|
|
|
/* Host connects to keyboard controller module via LPC */
|
|
#define HOST_KB_BUS_LPC
|
|
|
|
/* USB charge port */
|
|
#define USB_CHARGE_PORT_COUNT 2
|
|
|
|
/* GPIO signal definitions. */
|
|
enum gpio_signal {
|
|
/* Inputs with interrupt handlers are first for efficiency */
|
|
GPIO_POWER_BUTTONn = 0, /* Power button */
|
|
GPIO_LID_SWITCHn, /* Lid switch */
|
|
GPIO_THERMAL_DATA_READYn, /* Data ready from I2C thermal sensor */
|
|
/* Other inputs */
|
|
GPIO_AC_PRESENT, /* AC power present */
|
|
GPIO_BOARD_VERSION1, /* Board version stuffing resistor 1 */
|
|
GPIO_BOARD_VERSION2, /* Board version stuffing resistor 2 */
|
|
GPIO_BOARD_VERSION3, /* Board version stuffing resistor 3 */
|
|
GPIO_PCH_BKLTEN, /* Backlight enable signal from PCH */
|
|
GPIO_PCH_SLP_An, /* SLP_A# signal from PCH */
|
|
GPIO_PCH_SLP_ME_CSW_DEVn, /* SLP_ME_CSW_DEV# signal from PCH */
|
|
GPIO_PCH_SLP_S3n, /* SLP_S3# signal from PCH */
|
|
GPIO_PCH_SLP_S4n, /* SLP_S4# signal from PCH */
|
|
GPIO_PCH_SLP_S5n, /* SLP_S5# signal from PCH */
|
|
GPIO_PCH_SLP_SUSn, /* SLP_SUS# signal from PCH */
|
|
GPIO_PCH_SUSWARNn, /* SUSWARN# signal from PCH */
|
|
GPIO_PGOOD_1_5V_DDR, /* Power good on +1.5V_DDR */
|
|
GPIO_PGOOD_1_5V_PCH, /* Power good on +1.5V_PCH */
|
|
GPIO_PGOOD_1_8VS, /* Power good on +1.8VS */
|
|
GPIO_PGOOD_5VALW, /* Power good on +5VALW */
|
|
GPIO_PGOOD_CPU_CORE, /* Power good on +CPU_CORE */
|
|
GPIO_PGOOD_VCCP, /* Power good on +VCCP */
|
|
GPIO_PGOOD_VCCSA, /* Power good on +VCCSA */
|
|
GPIO_PGOOD_VGFX_CORE, /* Power good on +VGFX_CORE */
|
|
GPIO_RECOVERYn, /* Recovery signal from servo */
|
|
GPIO_USB1_STATUSn, /* USB charger port 1 status output */
|
|
GPIO_USB2_STATUSn, /* USB charger port 2 status output */
|
|
GPIO_WRITE_PROTECT, /* Write protect input */
|
|
/* Outputs */
|
|
GPIO_CPU_PROCHOT, /* Force CPU to think it's overheated */
|
|
GPIO_ENABLE_1_5V_DDR, /* Enable +1.5V_DDR supply */
|
|
GPIO_ENABLE_5VALW, /* Enable +5V always on rail */
|
|
GPIO_ENABLE_BACKLIGHT, /* Enable backlight power */
|
|
GPIO_ENABLE_TOUCHPAD, /* Enable touchpad power */
|
|
GPIO_ENABLE_VCORE, /* Enable +CPU_CORE and +VGFX_CORE */
|
|
GPIO_ENABLE_VS, /* Enable VS power supplies */
|
|
GPIO_ENABLE_WLAN, /* Enable WLAN module power (+3VS_WLAN) */
|
|
GPIO_ENTERING_RW, /* Indicate when EC is entering RW code */
|
|
GPIO_LIGHTBAR_RESETn, /* Reset lightbar controllers */
|
|
GPIO_PCH_A20GATE, /* A20GATE signal to PCH */
|
|
GPIO_PCH_DPWROK, /* DPWROK signal to PCH */
|
|
GPIO_PCH_HDA_SDO, /* HDA_SDO signal to PCH; when high, ME
|
|
* ignores security descriptor */
|
|
GPIO_PCH_WAKEn, /* Wake signal output to PCH */
|
|
GPIO_PCH_NMIn, /* Non-maskable interrupt pin to PCH */
|
|
GPIO_PCH_PWRBTNn, /* Power button output to PCH */
|
|
GPIO_PCH_PWROK, /* PWROK / APWROK signals to PCH */
|
|
GPIO_PCH_RCINn, /* RCIN# signal to PCH */
|
|
GPIO_PCH_RSMRSTn, /* Reset PCH resume power plane logic */
|
|
GPIO_PCH_RTCRSTn, /* Reset PCH RTC well */
|
|
GPIO_PCH_SMIn, /* System management interrupt to PCH */
|
|
GPIO_PCH_SRTCRSTn, /* Reset PCH ME RTC well */
|
|
GPIO_PCH_SUSACKn, /* Acknowledge PCH SUSWARN# signal */
|
|
GPIO_RADIO_ENABLE_WLAN, /* Enable WLAN radio */
|
|
GPIO_RADIO_ENABLE_BT, /* Enable bluetooth radio */
|
|
GPIO_SPI_CSn, /* SPI chip select */
|
|
GPIO_TOUCHSCREEN_RESETn, /* Reset touch screen */
|
|
GPIO_USB1_CTL1, /* USB charger port 1 CTL1 output */
|
|
GPIO_USB1_CTL2, /* USB charger port 1 CTL2 output */
|
|
GPIO_USB1_CTL3, /* USB charger port 1 CTL3 output */
|
|
GPIO_USB1_ENABLE, /* USB charger port 1 enable */
|
|
GPIO_USB1_ILIM_SEL, /* USB charger port 1 ILIM_SEL output */
|
|
GPIO_USB2_CTL1, /* USB charger port 2 CTL1 output */
|
|
GPIO_USB2_CTL2, /* USB charger port 2 CTL2 output */
|
|
GPIO_USB2_CTL3, /* USB charger port 2 CTL3 output */
|
|
GPIO_USB2_ENABLE, /* USB charger port 2 enable */
|
|
GPIO_USB2_ILIM_SEL, /* USB charger port 2 ILIM_SEL output */
|
|
|
|
/* Number of GPIOs; not an actual GPIO */
|
|
GPIO_COUNT
|
|
};
|
|
|
|
enum temp_sensor_id {
|
|
/* TMP006 U20, die/object temperature near Mini-DP / USB connectors */
|
|
TEMP_SENSOR_I2C_U20_DIE = 0,
|
|
TEMP_SENSOR_I2C_U20_OBJECT,
|
|
/* TMP006 U11, die/object temperature near PCH */
|
|
TEMP_SENSOR_I2C_U11_DIE,
|
|
TEMP_SENSOR_I2C_U11_OBJECT,
|
|
/* TMP006 U27, die/object temperature near hinge */
|
|
TEMP_SENSOR_I2C_U27_DIE,
|
|
TEMP_SENSOR_I2C_U27_OBJECT,
|
|
/* TMP006 U14, die/object temperature near battery charger */
|
|
TEMP_SENSOR_I2C_U14_DIE,
|
|
TEMP_SENSOR_I2C_U14_OBJECT,
|
|
/* EC internal temperature sensor */
|
|
TEMP_SENSOR_EC_INTERNAL,
|
|
/* CPU die temperature via PECI */
|
|
TEMP_SENSOR_CPU_PECI,
|
|
|
|
TEMP_SENSOR_COUNT
|
|
};
|
|
|
|
/* The number of TMP006 sensor chips on the board. */
|
|
#define TMP006_COUNT 4
|
|
|
|
/* Target value for BOOTCFG. This is set to PE2/USB1_CTL1, which has an external
|
|
* pullup. If this signal is pulled to ground when the EC boots, the EC will get
|
|
* into the boot loader and we can recover bricked EC. */
|
|
#define BOOTCFG_VALUE 0x7fff88fe
|
|
|
|
/* Known board versions for system_get_board_version(). */
|
|
enum board_version {
|
|
BOARD_VERSION_PROTO1 = 0,
|
|
BOARD_VERSION_EVT = 1,
|
|
};
|
|
|
|
|
|
void configure_board(void);
|
|
|
|
#endif /* !__ASSEMBLER__ */
|
|
|
|
#endif /* __BOARD_H */
|