mirror of
				https://github.com/Telecominfraproject/wlan-ap.git
				synced 2025-10-30 01:52:51 +00:00 
			
		
		
		
	
		
			
				
	
	
		
			64 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
			
		
		
	
	
			64 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
| From 6d57a301283407567b00c4a289ffedbace33a7b3 Mon Sep 17 00:00:00 2001
 | |
| From: Robert Marko <robert.marko@sartura.hr>
 | |
| Date: Mon, 18 May 2020 12:28:37 +0200
 | |
| Subject: [PATCH 11/40] ipq806x: add GSBI1 node to DTSI
 | |
| 
 | |
| IPQ806x series also has a GSBI1 with UART and I2C peripherals, so lets add the node for it.
 | |
| 
 | |
| Its needed for Edgecore ECW5410 which uses the UART from GSBI1 as second UART for Bluetooth.
 | |
| 
 | |
| Signed-off-by: Robert Marko <robert.marko@sartura.hr>
 | |
| ---
 | |
|  .../arch/arm/boot/dts/qcom-ipq8064.dtsi       | 35 +++++++++++++++++++
 | |
|  1 file changed, 35 insertions(+)
 | |
| 
 | |
| diff --git a/target/linux/ipq806x/files-4.14/arch/arm/boot/dts/qcom-ipq8064.dtsi b/target/linux/ipq806x/files-4.14/arch/arm/boot/dts/qcom-ipq8064.dtsi
 | |
| index d850553000..1af6353ee4 100644
 | |
| --- a/target/linux/ipq806x/files-4.14/arch/arm/boot/dts/qcom-ipq8064.dtsi
 | |
| +++ b/target/linux/ipq806x/files-4.14/arch/arm/boot/dts/qcom-ipq8064.dtsi
 | |
| @@ -721,6 +721,41 @@
 | |
|  			reg = <0x12100000 0x10000>;
 | |
|  		};
 | |
|  
 | |
| +		gsbi1: gsbi@12440000 {
 | |
| +			compatible = "qcom,gsbi-v1.0.0";
 | |
| +			cell-index = <1>;
 | |
| +			reg = <0x12440000 0x100>;
 | |
| +			clocks = <&gcc GSBI1_H_CLK>;
 | |
| +			clock-names = "iface";
 | |
| +			#address-cells = <1>;
 | |
| +			#size-cells = <1>;
 | |
| +			ranges;
 | |
| +			status = "disabled";
 | |
| +
 | |
| +			syscon-tcsr = <&tcsr>;
 | |
| +
 | |
| +			gsbi1_serial: serial@12450000 {
 | |
| +				compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
 | |
| +				reg = <0x12450000 0x100>,
 | |
| +				      <0x12400000 0x03>;
 | |
| +				interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>;
 | |
| +				clocks = <&gcc GSBI1_UART_CLK>, <&gcc GSBI1_H_CLK>;
 | |
| +				clock-names = "core", "iface";
 | |
| +				status = "disabled";
 | |
| +			};
 | |
| +
 | |
| +			gsbi1_i2c: i2c@12460000 {
 | |
| +				compatible = "qcom,i2c-qup-v1.1.1";
 | |
| +				reg = <0x12460000 0x1000>;
 | |
| +				interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>;
 | |
| +				clocks = <&gcc GSBI1_QUP_CLK>, <&gcc GSBI1_H_CLK>;
 | |
| +				clock-names = "core", "iface";
 | |
| +				#address-cells = <1>;
 | |
| +				#size-cells = <0>;
 | |
| +				status = "disabled";
 | |
| +			};
 | |
| +		};
 | |
| +
 | |
|  		gsbi2: gsbi@12480000 {
 | |
|  			compatible = "qcom,gsbi-v1.0.0";
 | |
|  			cell-index = <2>;
 | |
| -- 
 | |
| 2.25.1
 | |
| 
 | 
