mirror of
https://github.com/Telecominfraproject/OpenCellular.git
synced 2025-12-24 16:57:21 +00:00
vendorcode/amd/agesa/f15tn: add Richland RL-A1 to the equivalence table
This small change is required for the successful loading of microcode
from F15TnMicrocodePatch0600110F_Enc.c for the Richland RL-A1 CPUs,
such as A10-5750M found at coreboot-supported Lenovo G505S laptop.
Richland RL-A1 and Trinity TN-A1 CPUs are using the same microcode,
so the Richland RL-A1 IDs should be added to this equivalence table.
Function `GetPatchEquivalentId()` in
`src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuMicrocodePatch.c`
goes through the equivalence table like below.
for (i = 0; i < (EquivalencyEntries * 2); i += 2) {
// check for equivalence
if (ProcessorRevisionId == MicrocodeEquivalenceTable[i]) {
*ProcessorEquivalentId = MicrocodeEquivalenceTable[i + 1];
return (TRUE);
}
}
Change-Id: I7a68f2fef74fb4c578c47645f727a9ed45526f69
Signed-off-by: Mike Banon <mikebdp2@gmail.com>
Reviewed-on: https://review.coreboot.org/28204
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-by: <awokd@danwin1210.me>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
@@ -83,6 +83,7 @@ GetF15TnMicrocodeEquivalenceTable (
|
||||
*/
|
||||
STATIC CONST UINT16 ROMDATA CpuF15TnMicrocodeEquivalenceTable[] =
|
||||
{
|
||||
0x6131, 0x6101,
|
||||
0x6101, 0x6101,
|
||||
0x6100, 0x6100
|
||||
};
|
||||
@@ -90,6 +91,7 @@ STATIC CONST UINT16 ROMDATA CpuF15TnMicrocodeEquivalenceTable[] =
|
||||
// Unencrypted equivalent
|
||||
STATIC CONST UINT16 ROMDATA CpuF15TnUnEncryptedMicrocodeEquivalenceTable[] =
|
||||
{
|
||||
0x6131, 0x6901,
|
||||
0x6101, 0x6901,
|
||||
0x6100, 0x6900
|
||||
};
|
||||
|
||||
Reference in New Issue
Block a user