scottk/OpenCellular
1
0
Fork 0
mirror of https://github.com/Telecominfraproject/OpenCellular.git synced 2025-12-27 18:25:05 +00:00
Code Issues Packages Projects Releases Wiki Activity

imgtec/pistachio: increase RAM CBFS cache size

Browse Source 
CBFS cache use is very close to the limit, does not allow to read much
more from CBFS.

BRANCH=none
BUG=chrome-os-partner:36586
TEST=the upcoming patches do not fail due to the lack of room in CBFS
     cache any more

Change-Id: I8e784891e59ca284b3bd82557c2114a2f450d8a3
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: c94d55c8042db81c1eb0c10d5f24883e00cdc19a
Original-Change-Id: Ic09dbd5b4a0e165ccef396ff8a9e21b12c49b705
Original-Signed-off-by: Vadim Bendebury <vbendeb@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/263268
Original-Reviewed-by: David Hendricks <dhendrix@chromium.org>
Reviewed-on: http://review.coreboot.org/9894
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
Vadim Bendebury
2015-03-31 11:47:16 -07:00
committed by Patrick Georgi
parent 19ffcb3412
commit 11ecdb7537
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/soc/imgtec/pistachio/include/soc/memlayout.ld
View File

@@ -30,8 +30,8 @@ SECTIONS
DRAM_START(0x00000000)
/* DMA coherent area: accessed via KSEG1. */
DMA_COHERENT(0x00100000, 1M)
POSTRAM_CBFS_CACHE(0x00200000, 128K)
RAMSTAGE(0x00220000, 128K)
POSTRAM_CBFS_CACHE(0x00200000, 192K)
RAMSTAGE(0x00230000, 128K)
/*
* GRAM becomes the SRAM. Accessed through KSEG0 in the bootblock