scottk/OpenCellular
1
0
Fork 0
mirror of https://github.com/Telecominfraproject/OpenCellular.git synced 2026-01-11 18:35:28 +00:00
Code Issues Packages Projects Releases Wiki Activity

Set BOOTCFG register to test value

Browse Source 
Needed for testing preprogramming chips

Signed-off-by: Randall Spangler <rspangler@chromium.org>

BUG=chrome-os-partner:8769
TEST=manual

hibernate 1; should reboot
rw 0x400fe1d0; should print: read word 0x400fe1d0 = 0xfffffdfe

Change-Id: I95b419d7285a0bf5204f95d1f68f64dc212bb39e
This commit is contained in:
Randall Spangler
2012-04-23 16:30:23 -07:00
parent e8c86b2a68
commit 507532d081
4 changed files with 28 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
board/bds/board.h
View File

@@ -132,6 +132,10 @@ enum temp_sensor_id {
#define TMP006_COUNT 1
/* Target value for BOOTCFG. This currently toggles the polarity bit without
* enabling the boot loader, simply to prove we can program it. */
#define BOOTCFG_VALUE 0xfffffdfe
void configure_board(void);
#endif /* __BOARD_H */

10
board/link/board.h
View File

@@ -206,6 +206,16 @@ enum temp_sensor_id {
/* The number of TMP006 sensor chips on the board. */
#define TMP006_COUNT 4
/* Target value for BOOTCFG. This currently toggles the polarity bit without
* enabling the boot loader, simply to prove we can program it. */
/* TODO: (crosbug.com/p/8769) set BOOTCFG to 0x7ffffffe, which will prevent
* subsequent writes to BOOTCFG. Alternately, we could set BOOTCFG to some
* signal which has a pullup/pulldown, and use that as a failsafe to get into
* the boot loader, if we somehow brick the RO firmware. */
#define BOOTCFG_VALUE 0xfffffdfe
void configure_board(void);
#endif /* __BOARD_H */

1
chip/lm4/registers.h
View File

@@ -211,6 +211,7 @@ static inline int lm4_fan_addr(int ch, int offset)
#define LM4_SYSTEM_PIOSCCAL LM4REG(0x400fe150)
#define LM4_SYSTEM_PIOSCSTAT LM4REG(0x400fe154)
#define LM4_SYSTEM_PLLSTAT LM4REG(0x400fe168)
#define LM4_SYSTEM_BOOTCFG LM4REG(0x400fe1d0)
/* Note: USER_REG3 is used to hold pre-programming process data and should not
* be modified by EC code. See crosbug.com/p/8889. */
#define LM4_SYSTEM_USER_REG3 LM4REG(0x400fe1ec)

14
chip/lm4/system.c
View File

@@ -5,6 +5,7 @@
/* System module for Chrome EC : hardware specific implementation */
#include "board.h"
#include "cpu.h"
#include "registers.h"
#include "system.h"
@@ -121,7 +122,9 @@ int system_pre_init(void)
break;
}
}
/* initialize properly registers after reset (cf errata) */
/* Initialize registers after reset (cf errata) */
/* TODO: fixed in A3 chip stepping? */
wait_for_hibctl_wc();
LM4_HIBERNATE_HIBRTCT = 0x7fff;
wait_for_hibctl_wc();
@@ -129,6 +132,15 @@ int system_pre_init(void)
check_reset_cause();
/* Initialize bootcfg if needed */
if (LM4_SYSTEM_BOOTCFG != BOOTCFG_VALUE) {
LM4_FLASH_FMD = BOOTCFG_VALUE;
LM4_FLASH_FMA = 0x75100000;
LM4_FLASH_FMC = 0xa4420008; /* WRKEY | COMT */
while (LM4_FLASH_FMC & 0x08)
;
}
return EC_SUCCESS;
}