fizz: Implement workaround for broken reset flags

Board rev0 will lose VBAT on power cycle and therefore
cannot successfully save the reset flag state.

Implement workaround that will allow these boards to continue to
work for FAFT testing by indicating to the skylake chipset power code
that it should skip the PMIC reset when doing 'reboot ap-off'.

BUG=b:63889675
BRANCH=None
TEST=None

Change-Id: Ie79053e2e52a3a9efd9cd864808af7214989602e
Signed-off-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/579666
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Furquan Shaikh
2017-07-20 10:36:37 -07:00
committed by chrome-bot
parent 3e6c71ea27
commit e292f97943

View File

@@ -444,3 +444,15 @@ int64_t get_time_dsw_pwrok(void)
/* DSW_PWROK is turned on before EC was powered. */
return -20 * MSEC;
}
int board_has_working_reset_flags(void)
{
int version = system_get_board_version();
/* Board Rev0 will lose reset flags on power cycle. */
if (version == 0)
return 0;
/* All other board versions should have working reset flags */
return 1;
}