Files
OpenCellular/common
Mulin Chao f9c201e93c npcx: flash: Add write-protect support for internal flash of npcx7 ec
In order to support write-protect mechanism for the internal flash
of npcx7 ec, WP_IF, bit 5 of DEV_CTL4, is used to achieve this by
controlling the WP_L pin of internal flash. During ec initialization
or any utilities related to access status registers, we'll protect them
if WP_L is active. Please notice the type of WP_IF is R/W1S. It means we
only can unlock write protection of internal flash by rebooting ec.

This CL also includes:
1. Add protect_range array of npcx7's internal flash (W25Q80) for
   write-protect mechanism.
2. Add bypass of bit 7 of DEVCNT.

BRANCH=none
BUG=none
TEST=No build errors for all boards using npcx5 series. (Besides gru)
     Build poppy board and upload FW to platform. No issues found.
     Passed flash write-protect checking on npcx796f evb.

Change-Id: I0e669ce8b6eaebd85e062c6751e1f3dd809e21e2
Signed-off-by: Mulin Chao <mlchao@nuvoton.com>
Reviewed-on: https://chromium-review.googlesource.com/501727
Reviewed-by: Randall Spangler <rspangler@chromium.org>
2017-05-12 20:58:09 -07:00
..
2016-11-08 17:11:28 -08:00
2017-04-26 13:37:04 -07:00
2017-05-12 20:58:01 -07:00
2015-05-19 02:46:27 +00:00
2017-03-24 09:32:53 -07:00
2016-11-15 17:41:53 -08:00
2016-04-27 14:04:07 -07:00
2017-02-06 14:50:32 -08:00
2015-09-25 09:13:34 -07:00
2016-03-02 13:39:47 -08:00
2016-11-15 17:41:53 -08:00
2014-05-17 20:14:17 +00:00
2016-05-05 19:16:50 -07:00
2016-03-21 16:35:33 -07:00
2017-05-09 23:20:07 -07:00
2017-02-23 16:02:02 -08:00