Patrick Rudolph 372012e8e1 soc: Add BL31 for Cavium CN81xx Soc ...

* Add BL31.elf compiled using coreboot toolchain
* Add README, LICENSE and VERSION
* ATF Version 1.5
* Based on commit d48f193d11b4d4dca2675646ad76147f2d4765f2
* https://github.com/9elements/arm-trusted-firmware/commits/coreboot_bl31_blob
* Added here as blob as code is not upstream
* Can be removed as soon as it's upstream

Change-Id: I99128cd05735c6dc429d51d642d6afe3f513be3e
Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com>

2018-07-26 00:46:25 +00:00

cpu

cpu/intel: remove microcode header files for model_306ax

2018-07-06 12:49:46 +02:00

documentation

binary policy: cosmetic cleanup

2015-11-13 21:35:35 +01:00

mainboard

mainboard/google: Add folder kahlee for video binary

2018-07-24 17:24:27 -07:00

northbridge

Kahlee/Grunt: Move remaining stoneyridge blobs

2018-01-04 16:24:19 -07:00

pi/amd

3rdparty/blobs/pi/amd/00670F00/FT4: Release AGESA.bin

2018-03-13 09:53:49 -07:00

soc

soc: Add BL31 for Cavium CN81xx Soc

2018-07-26 00:46:25 +00:00

southbridge/amd

3rdparty/blobs/soc/amd: Create stoneyridge

2017-12-18 09:55:41 -07:00

Description

No description provided

1.4 GiB

Languages

C 64.7%

Lasso 20.7%

ASL 3.6%

JavaScript 3.2%

C# 2.9%

Other 4.6%